Fast Logic Solver Test-bench - User story #808

Labview project with UART and probe/pulse and FIFOs

22.04.2021 19:12 - Katarina Cindric

Status: Closed Start date: 22.04.2021

Priority: Normal Due date:

Assignee: Pedro Lourenco % Done: 0%

Category: Estimated time: 0.00 hour

Target version:Test-bench for PLC interface v0.1.0Spent time:0.00 hour

Git branch (link): SVN commit (link/?p=rev):

Git merge to develop

(link):

Description

Create Labview project with current versions of the UART, pulse and probe modules. Add the necessary 3 FIFOs and registers for configuration. The point of this exercise is to check usage

History

#1 - 22.04.2021 19:16 - Katarina Cindric

- Status changed from New to Code: Impl

#2 - 05.05.2021 08:33 - Katarina Cindric

- Target version set to Test-bench for PLC interface v0.1.0

#3 - 11.05.2021 17:27 - Katarina Cindric

- Status changed from Code: Impl to Closed

It was tested with 1 UART, 1 probe module, 1 pulse module and the FIFOs needed for MXI communication. Memory usage very low ~ 3%.

05.04.2025