

## Fast Logic Solver Test-bench - User story #867

### PLC interface integrated test with MARTe2 app

02.06.2021 08:29 - Katarina Cindric

<b>Status:</b>	Closed	<b>Start date:</b>	02.06.2021
<b>Priority:</b>	Normal	<b>Due date:</b>	
<b>Assignee:</b>	Pedro Lourenco	<b>% Done:</b>	0%
<b>Category:</b>		<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>	Test-bench for PLC interface v0.1.0	<b>Spent time:</b>	0.00 hour
<b>Git branch (link):</b>		<b>SVN commit (link/?p=rev):</b>	
<b>Git merge to develop (link):</b>			
<b>Description</b>			

#### History

**#1 - 02.06.2021 08:29 - Katarina Cindric**

- Status changed from New to Code: Impl

**#2 - 15.06.2021 18:14 - Katarina Cindric**

- Status changed from Code: Impl to Unit: Rev

**#3 - 15.06.2021 18:18 - Katarina Cindric**

- Status changed from Unit: Rev to Unit: Impl

**#4 - 15.06.2021 18:18 - Katarina Cindric**

- Status changed from Unit: Impl to Unit: Rev

**#5 - 15.06.2021 20:42 - Pedro Lourenco**

Migrated the simple C application used to test the UART loopback firmware into MARTe2 GTests: [[<https://vcis-gitlab.f4e.europa.eu/plourenco/flstestbench/-/commit/e9963c2429d4303c989e1a20ce10020d434fab0>]] .

**#6 - 29.06.2021 17:44 - Katarina Cindric**

- Status changed from Unit: Rev to Closed